The Memory AtlasText edition▶  Open the 3D atlas
Text edition / The CXL Fabric / The Interconnect War
CXL · NVLink · UALink

The Interconnect War

CXL · NVLink · UALink

▶  See it in 3D   The CXL Fabric region

On the journey · stop 17 of 30

NVLink vs UALink vs CXL — whoever wins decides which chipmakers get the design wins for years. Astera Labs is the pure-play that wins whichever way it breaks.

Scale-up
NVLink 1.8 TB/s
Open rival
UALink 2.0 spec · 1.0 silicon H2 26
Memory
CXL 3.x
Astera Q3 guide
$540–560M
In plain English

The fight over how GPUs are wired together inside a rack. NVIDIA's NVLink is the locked-in champion; a coalition called UALink wants to pry it open. Whoever wins decides which chipmakers get the design wins for years — and Astera Labs sells the connecting silicon either way, which is why it's the cleanest bet.

What it is

Inside a rack, GPUs must talk to each other and to pooled memory at terabytes per second. Three standards fight for it. NVIDIA's proprietary NVLink is shipping at 1.8 TB/s — the moat. The open UALink consortium (AMD, Broadcom, Intel, Google, Meta) published its 2.0 spec in April 2026 before any 1.0 silicon shipped; AMD's MI400 carries the first in H2 2026, with broad products in 2027. CXL pools coherent memory.

The business

The highest-stakes battleground in AI hardware. NVLink wins → NVIDIA's lock-in holds. UALink wins → Astera (switches), Broadcom (silicon), AMD (competitive GPUs at scale) all benefit. Most likely they coexist — and Astera wins either way as a multi-standard chip house. NVIDIA put ~$2B into Marvell to keep it inside the NVLink camp.

Bottleneck severity

Severe
Where the chokepoint comes from

Standards lock-in, not manufacturing: whoever wins NVLink vs UALink decides which chipmakers get the design wins for years. NVIDIA defends the lock (even paying ~$2B to keep Marvell in its camp); everyone else funds the challenger.

Who makes it

Astera LabsALAB

Retimers, CXL controllers, fabric switches · USA (fab TSMC)

The only large-cap pure-play on AI connectivity — Aries retimers, Leo CXL controllers, Scorpio fabric switches. Q2 2026 revenue $392M (+104% YoY) as Scorpio X entered volume; Q3 guided $540–560M. Building NVLink Fusion hybrid racks for 2027. Risk: one customer is most of revenue.

Scorpio X volumeQ3 guide $540–560Mcustomer concentration
↗ Investor relations & news

BroadcomAVGO

Ethernet switches, CPO, custom AI ASICs · USA (fab TSMC)

Tomahawk switching + CPO (Davisson 102.4 Tbps) + custom XPUs for hyperscalers. Anchor of the UALink/merchant-silicon camp.

custom-ASIC rampCPO attachswitch share
↗ Investor relations & news

MarvellMRVL

Optical DSP, custom XPU, Photonic Fabric · USA (fab TSMC)

~70% optical-DSP share + custom AI silicon + Celestial AI photonic memory fabric ($3.25B). Most complete optical stack in public equities.

DSP sharecustom-silicon winsCelestial run-rate
↗ Investor relations & news

NVIDIANVDA

GPUs, NVLink, NVSwitch, photonic switches · USA (fab TSMC)

Buys the most HBM, NVLink and optics on earth and pre-buys supply to lock rivals out: ~60% of CoWoS, $2B each into Coherent and Lumentum (Mar 2026), $2B into Marvell. B300 (288 GB HBM3E) is the shipping reference GPU; Rubin (288 GB HBM4, 22 TB/s) samples Q4 2026, volume Q1 2027.

Rubin ramp timingsupply lockupsNVLink Fusion breadth
↗ Investor relations & news

AMDAMD

MI GPUs, EPYC CPUs, UALink · USA (fab TSMC)

MI-series GPUs with leading HBM capacity; the anchor of UALink. Zen 6 EPYC "Venice" launched July 2026 with roughly a year before Intel answers; MI400 carries the first UALink production silicon (H2 2026).

MI400 rampVenice share gainUALink silicon
↗ Investor relations & news

Montage Tech688008.SH

CXL controllers, memory interface · China

CXL memory controllers + DDR5 RCD/MRDIMM buffers. China's CXL silicon play.

CXL revenueMRDIMM ramp
↗ Investor relations & news

RambusRMBS

Memory IP, buffer chips · USA

Memory-interface IP + chips (CXL, MRDIMM, PCIe). Licensing royalties scale with every DDR5/CXL device.

royalty growthCXL IP wins
↗ Investor relations & news

Metrics that move this layer

Where it comes from

USAswitch/retimer silicon — Astera, Broadcom, Marvell
CHNdomestic CXL — Montage
—standards bodies: UALink · CXL · Ultra Ethernet

Connected to

CXL MemoryNetwork / FabricCXL Memory ModuleThe Memory Wall

Further reading

NVLink Fusion: embrace, extend, extinguish ↗NVIDIA invests $2B in Marvell / NVLink Fusion ↗Astera Scorpio X-Series switch ↗